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iAbstract 
This thesis reports emerging embedded nonvolatile memory solution for ultra low power 
microcontroller systems. 
Many semiconductor devices are used nowadays. In case of microcontrollers, that with 
embedded flash memory have become the mainstream and that volume is 70% of all market of 
microcontroller and the average growth rate of the market is about 16%, compared to the growth 
rate of all microcontroller market. Thus, the non-volatile memory devices typified by Flash 
memory are core technologies of all industries. Currently, Flash-MCU has become the 
mainstream of the microcontrollers. In the future, in which the semiconductor miniaturization, 
and the greening of society advance, the conventional embedded memory (SRAM, Flash 
memory) has the technology limitation such as the leakage current problem with the 
miniaturization of process technology, the next-generation nonvolatile memory (NVRAM) is 
expected. This study is intended to overcome the challenge of embedded the nonvolatile memory 
and investigate that solution for ultra-low power microcontroller systems. 
For microcontroller systems, critical issues related to embedded nonvolatile memory are pointed 
out in Chapter 2. The main issues of an embedded nonvolatile memory design are summarized as 
five limitations: low voltage operation, high endurance characteristic, high speed access, high 
density, and low leakage current design of system for low power dissipation. An explanation for 
each limitation is provided to enhance understanding of the study objective. 
For the next three parts of this paper, practical nonvolatile memory design techniques against 
each limitation are demonstrated. In Chapter 3, Capacitor-coupled EEPROM design with 
capacitor-coupled EEPROM cell and dual-mode sensing scheme for low voltage, high endurance, 
and high speed access is discussed. 
In Chapter 4, practical high density 1T-4MTJ MRAM (Magnetic Random Access Memory) 
design with 1T-4MTJ cell and voltage-offset self-reference sensing scheme for high endurance, 
high density, and high speed access is discussed.  
In Chapter 5, the zero standby microcontroller system technology with normally-off system 
architecture and its power management scheme for low voltage operation and low leakage 
current in point view of hardware and software technologies is discussed.  
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Chapter 1   Introduction 
1.1. Background of research area 
Many semiconductor devices are used nowadays. In case of microcontrollers, that with embedded 
flash memory have become the mainstream and that volume is 70% of all market of 
microcontrollers. The market overview of microcontrollers is shown in Figure 1.1. The average 
growth rate of the market is about 16%, compared to the growth rate of all microcontroller 
market, it has remained at a high rate. Thus, the non-volatile memory devices typified by Flash 
memory are core technologies of all industries. Microcontroller applications and market volume 
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1.2. Objective of this study 
As mentioned in previous chapter, nonvolatile memory is a key device for recent microcontroller 
systems. The trend of microcontroller with embedded nonvolatile memory is shown in Figure 
1.3. 
Through ’80 years from the end of the ’70s, it appeared single-chip microcontroller with 
embedded mask ROM, and it becomes possible to make the generalization with instruction sets 
architecture and real time control. Thereby, it has made a big evolution in terms of performance 
and ease of use. In the late of ’80s, it appeared the microcontroller with EPROM (Erasable 
Programmable Read Only Memory) or OTP (One Time Programmable read only memory), and it 
becomes possible to write the program data at production stage by user. Thereby, the 
development and production cost has been greatly improved. After then, in the half of ’90s, it 
appeared the microcontroller with embedded Flash memory (Flash-MCU), and it becomes 
possible to rewrite the program data after production. Thereby, a mass production setup has 
become possible at program development completion and the development period has become 
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enabled to be shorten. In addition, a big change has been happened on production and distribution 
cost side because of commonization of microcontrollers. Currently, Flash-MCU has become the 
mainstream of the microcontrollers. In the future, in which the semiconductor miniaturization, 
and the greening of society advance, the conventional embedded memory (SRAM, Flash 
memory) has the technology limitation such as the leakage current problem with the 
miniaturization of process technology, the next-generation nonvolatile memory (NVRAM) is 
expected. 
This study is intended to overcome the challenge of embedded the nonvolatile memory and 
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1.3. Overview of this thesis 
Figure 1.4 presents the outline of this thesis, as visualized very simply. First, the background and 
objective of this study are described. For microcontroller systems, critical issues related to 
embedded nonvolatile memory are pointed out in Chapter 2. The main issues of an embedded 
nonvolatile memory design are summarized as five limitations: low voltage operation, high 
endurance characteristic, high speed access, high density, and low power consumption energy 
design of system for low power dissipation. An explanation for each limitation is provided to 
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For the next three parts of this paper, practical nonvolatile memory design techniques against 
each limitation are demonstrated. In Chapter 3, Capacitor-coupled EEPROM design with 
capacitor-coupled EEPROM cell and dual-mode sensing scheme for low voltage, high endurance, 
and high speed access is discussed. 
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In Chapter 4, practical high density 1T-4MTJ MRAM (Magnetic Random Access Memory) 
design with 1T-4MTJ cell and voltage-offset self-reference sensing scheme for high endurance, 
high density, and high speed access is discussed.  
In Chapter 5, the zero standby microcontroller system technology with normally-off system 
architecture and its power management scheme for low voltage operation and low leakage current 
in point view of hardware and software technologies is discussed.  





Chapter 2   Issue of embedded nonvolatile memory for 
low power microcontroller systems 
In chapter 2, the comparison of microcontroller depends on the kinds of embedded nonvolatile 
memory and issue for realizing the future low power microcontroller systems.  
 
2.1. Introduction 
The comparison of microcontroller depends on the kinds of embedded nonvolatile memory such 
as Flash memory and Nonvolatile RAM (NVRAM) is shown in Figure 2.1. As mentioned in 
chapter 1.2, Flash-MCU has become the mainstream of the microcontrollers now, and in future, 
NVRAM is expected because of technology limitation of conventional embedded memory 
(SRAM, Flash memory) such as the leakage current problem with the miniaturization of process 
technology. In case of microcontroller with embedded NVRAM, NVRAM is used as universal 

























2.1.1. Flash memory 
The operating mechanism of Flash memory is shown in Figure 2.2. The memory transistor of 
Flash memory is formed with the control gate (CG) and floating gate (FG) through tunnel oxide. 
And threshold voltage (Vth) of memory transistor is decided with the number of electron injected 
to FG. Therefore, Flash memory needs high voltage to inject or release electron to/from FG, and 
write cycle endurance is limited because of the damage to tunnel oxide caused by injecting or 
releasing electron to/from FG. 
 
MOS Tr. Flash memory
- Vth constant
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2.1.2. Nonvolatile RAM 
The summary of characteristics of various nonvolatile RAM is shown in Figure 2.3.  A 
Feature, which is expected in the next-generation non-volatile memory as embedded memory is a 
coexistence of high speed accessibility as RAM and non-volatility of Flash memory.  
 
PRAM FeRAM MRAM ReRAM Flash memory SRAMField STT
Cell read non-destructive destructive non-destructive non-destructive non-destructive non-destructive non-destructive
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Cell Area 
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Write 
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Read 
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Here, MRAM, which is expected for embedded NVRAM to microcontrollers, is explained 
for example. The operating principle of MRAM cell is shown in Figure 2.4. MRAM cell is 
constituted by one magnetic Tunnel Junction (MTJ) element and one transistors. MTJ element 
includes a fixed ferromagnetic layer, tunnel barrier and free ferromagnetic layer. The free 
magnetic moment is engineered to have two stable states, parallel (0) and anti-parallel (1) to the 
reference moment. The change in tunneling resistance between states is characterized by the 
parameter Magneto Resistance (MR), defined by R1=R0*(1+MR). In write operation, the 
magnetic direction of ferromagnetic film is inverted by the synthetic current magnetic field of Bit 
Line (BL) and Write Word Line (WWL). This direction should be determined by the direction of 
bit line current. In read operation, the resistance value of MTJ is detected with the difference of 
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The comparison of Filed-MRAM cell and STT-MRAM cell is shown in Figure 2.5. Whereas 
the write operation of Field-MRAM cell is done by the synthetic current magnetic field of BL and 
WWL, the write operation of STT-MRAM cell is done by the spin torque caused by current flow 
through MTJ element. This direction of free ferromagnetic layer should be determined by the 
direction of that current flow. That current value is reduced depends on MTJ size. Therefore, 
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2.2. Low voltage operation 
As mentioned in chapter 2.1.1, Flash memory needs high voltage to inject or release electron 
to/from FG. Flash memory has on-chip high voltage (around 10 V) generator, which should be 
generated with power supply voltage (Vcc). However, Vcc has become lower with the 
miniaturization of process and it becomes difficult to generate high voltage level with high 
efficiency. Furthermore, other circuits in microcontroller do not need the high voltage level. 




2.3. High reliability 
The comparison of write cycle endurance is shown in Figure 2.3. As mentioned in chapter 2.1.1, 
the write cycle endurance of Flash memory is limited because of the damage to tunnel oxide 
caused by injecting or releasing electron to/from FG. Actual characteristic of write cycle 
endurance is around 104~6 cycles. So, in case of Flash memory, write cycle endurance is need to 
improve for embedded use to microcontrollers. On the other hand, the write cycle endurance of 
NVRAM such as MRAM is no limited, and the other NVRAMs such as PRAM (Phase change 
Random Access Memory), FeRAM (Ferroelectric Random Access Memory), and ReRAM 
(Resistance Random Access Memory) are under device improving. 
 
 
2.4. High speed access 
The trend of microcontroller with embedded nonvolatile memory is shown in Figure 2.6. In case 
of current volatile memory such as SRAM, though it has high speed accessibility of 5~10ns, it 
has no availability for high density integration. In case of Flash memory, access speed is not so 
high compared with NVRAM such as MRAM. For use embedded memory for microcontroller, it 





























LowIntegration density  
Figure 2.6: Trend of microcontroller with embedded Nonvolatile memory 
 
2.5. High density 
The trend of microcontroller with embedded nonvolatile memory is shown in Figure 2.6. In case 
of current volatile memory such as SRAM, though it has high speed accessibility of 5~10ns, it 
has no availability for high density integration. Therefore, cell size reduction is required for use 
of embedded memory to microcontrollers. Especially, in case Field-MRAM, cell size is larger 
than Flash memory. So, it needs cell size reduction for replacing high density ROM area. 
 
2.6. Low standby leakage current 
The trend of dynamic power and sub-threshold leakage dissipation is shown in Figure 2.7. The 
gate length becomes smaller with the miniaturization of process, and as the results, the 
subthreshold leakage power is increased with the miniaturization of process. It becomes much 
important the standby power reduction not only process level but also system level for future 
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Figure 2.8: Paradigm shift for power savings 
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Paradigm shift for power savings with embedded NVMRM is shown in Figure 2.8. The 
current embedded memories used in the microcontroller such as SRAM and Flash memory have 
the leakage current of SRAM due to process miniaturization and the overhead time and power 
consumption to restore data from Flash memory at power-on period. It is possible to overcome 
the above problems by the NVRAM, and realize very low power operation with frequent 




To realize the embedded nonvolatile memory solution for ultra-low power microcontroller 
systems, it should be overcome above mentioned challenges, which are low voltage operation, 
high reliability, high speed access, high density, low standby leakage current. In this thesis, 
author’s approach to overcome the challenge of embedded the nonvolatile memory and 





















Chapter 3   A dual-mode sensing scheme of capacitor- 
coupled EEPROM cell 
This chapter describes a dual-mode sensing (DMS) scheme of a capacitor-coupled EEPROM cell. 
A new memory cell structure and a new sensing scheme are proposed and estimated. The new 
memory cell combines an EEPROM cell with a DRAM cell. The DMS scheme utilizes the 
charge-mode sensing of the DRAM cell in addition to the current-mode sensing of the EEPROM 
cell. Using this DMS technique, the sensing speed can be enhanced by 36% at a cell current of 15 
FA by virtue of the additional charge-mode sensing. Furthermore, the stress applied to the tunnel 
oxide of the memory transistor can be relieved by decreasing the programming voltage and 
shortening the programming time. Therefore, with this memory cell structure and sensing scheme, 
it is possible to realize high-speed sensing in low-voltage operation and high endurance. 
3.1. Introduction 
There have been many types of memory cell structures and memory cell array architectures for 
EEPROM’s proposed [2-5]. For use in the memory cards of hand-held computers, low-voltage 
operation and high endurance are the most important design issues for high-performance 
EEPROM’s [6-7]. In low-voltage operation, the sensing speed and sensing margin are degraded. 
For high endurance, the stress applied to the tunnel oxide of the memory transistor must be 
relieved [8-10]. Decreasing the programming voltage and shortening the programming time are 
effective in improving the endurance characteristics. However, low voltage and short time 
programming decrease the cell current. The small cell current also degrades the sensing speed 
and sensing margin. To overcome these problems, we propose a capacitor-coupled EEPROM cell 
and a dual-mode sensing (DMS) scheme [11].  
The capacitor-coupled EEPROM cell combines an EEPROM cell with a DRAM cell. The 
DMS scheme utilizes the charge-mode sensing of the DRAM cell in addition to the current-mode 
sensing of the EEPROM cell. The current-mode sensing is based on the previously proposed 
dynamic sensing schemes utilizing differential sensing and source biasing techniques [12-13]. 
In this paper, a capacitor-coupled EEPROM cell and a DMS scheme are proposed. In 
chapter 3.2, a newly proposed capacitor-coupled EEPROM cell and its operation are described. 
In chapter 3.3, the concept of the DMS scheme and its operation are described, and the memory 
cell array architecture using this scheme is shown. In chapter 3.4, the enhancement of the sensing 
speed is described, and the possibility of endurance improvement is discussed. Finally, a 
conclusion is given in chapter 3.5. 
  
18
3.2. Capacitor-coupled EEPROM cell 
 
3.2.1. Memory cell structure 
 
A memory cell circuit of the newly proposed capacitor-coupled EEPROM cell is shown in 
Figure 3.l (a). This memory cell combines an EEPROM cell with a DRAM cell. In the 
capacitor-coupled EEPROM cell, the DRAM cell enhances the sensing speed and the EEPROM 
cell holds the data stored in the DRAM cell. Thus, the refresh operation for the DRAM cell is 
eliminated. 
The memory cell is composed of a select transistor ST, a memory transistor MT of the 
floating-gate-type EEPROM cell, and a capacitor Cs. Cs is formed between the drain and the 
control gate of MT. Cs acts as the storage capacitor of the DRAM cell. The signal charge 
corresponding to the data written in MT is also stored in Cs. 
As an example, a cross-sectional view of a capacitor-coupled EEPROM cell with a 
three-dimensional structure is shown in Figure 3.l (b). By adding a storage-node polysilicon layer 
to the conventional EEPROM process, the cell area increase due to the additional capacitor can 
be minimized. The additional capacitor Cs is formed between the storage-node polysilicon layer 
and the control-gate polysilicon layer. The cell area penalty is estimated to be less than 10% 
compared with the conventional EEPROM cell by using this simple process technology. 
 
 
3.2.2. Memory cell operation 
 
The voltage conditions in the write, standby, and read operations are shown in Table I. The 
write operation is carried out in a conventional EEPROM manner. To written “H” data, bit line 
BL and word line WL are pulled up to a high voltage Vpp, control gate line CGL is grounded, 
and source line SL is set floating. Thus, the electrons are transferred from the floating gate to the 
drain through the tunnel oxide of MT, and MT goes into the depletion state. 
The equivalent circuit of the memory cell storing an“H” data in the standby state is shown in 
Figure 3.2 (a). In the standby state, SL goes to the Vcc level and CGL is grounded. As MT is in 
the depletion state, the storage node of Cs is charged to the Vcc level and kept “H” through the 
channel resistance R of MT. Thus, SL is kept at the Vcc level in contrast with the conventional 
EEPROM cell, and the “H” data stored in Cs is kept by MT in the depletion state. Therefore, 
there is no need for refreshing the data stored in Cs. 
To write “L” data, WL and CGL are pulled up to high voltage VPP, and BL and SL are 
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grounded. Thus, the electrons are transferred from the drain to the floating gate through the 
tunnel oxide of MT, and MT enters the enhancement state. The MT drain is grounded through BL, 
and the storage node of Cs is discharged to the ground level. 
The equivalent circuit of the memory cell storing “L” data in the standby state is shown in 
Figure 3.2 (b). As MT is in the enhancement state, the storage node of Cs is kept “L” floating. 
During the standby state. the “L” data is kept by the leakage current to the substrate as usual 
DRAM operation. Therefore, the capacitor-coupled EEPROM cell is a kind of DRAM cell 





Figure 3.1: A newly proposed capacitor-coupled EEPROM cell. 














Table 3.1: The voltage conditions in the write, standby, and read operations: 





Figure 3.2: The equivalent circuits in the standby state. 





3.3. Dual-mode sensing (DMS) scheme 
 
3.3.1. Sensing operation 
 
The proposed DMS scheme suitable for the capacitor-coupled EEPROM cell is described. 
The memory cell circuit of the DMS scheme and its waveforms of readout voltage in the case of 
sensing “H” data are shown in Figure 3.3 (a) and (b), respectively. In consideration of 
low-voltage operation, Vcc is defined as 3 V in the DMS operation. In the read operation, SL is 
kept at the Vcc level and CGL is grounded. In the standby state, BL is precharged to the Vcc/2 
level, which is equal to 1.5 V. This precharge level of BL is low enough to prevent the decrease 
of the charge stored in the MT floating gate caused by the inverse electric field applied to the 
tunnel oxide. Thus, this read disturbance problem can be avoided by the Vcc/2 precharging of BL 
in the DMS scheme. As MT is in the depletion state, the storage node of Cs is kept “H” by MT as 
described previously. In the active cycle, WL is selected and BL is pulled down through the load 
transistor LT. The charge stored in Cs is transferred to BL, and BL goes high rapidly. This 
operation is the charge-mode sensing. Simultaneously, BL is charged through MT, and goes still 
higher. This operation is the current-mode sensing. 
The DMS operation has two modes of sensing. The solid line in Figure 3.3 (b) shows the 
waveform of readout voltage in the DMS scheme, and the broken line shows that in the 
current-mode only sensing. The signal amplitude in the DMS scheme is increased compared with 
the current-mode only sensing. The shadowed part corresponds to the improvement of the signal 
amplitude by virtue of the additional charge-mode sensing. 
The memory cell circuit of the DMS scheme and its waveforms of readout voltage in the 
case of sensing ”L“ data are shown in Figure 3.4 (a) and (b), respectively. As MT is in the 
enhancement state, the storage node of Cs is kept in the “L” floating state. In the active cycle, 
WL is selected. The charge stored in the BL capacitance is transferred to Cs and BL goes low 
rapidly. Simultaneously, BL is discharged through LT, and goes still lower. As well as the case of 
sensing “H” data, the shadowed part corresponds to the improvement of the signal amplitude by 
virtue of the additional charge-mode sensing. Therefore, this charge-mode sensing increases the 








Figure 3.3: “H” data sensing operation. 
(a) The memory cell circuit of DMS scheme. (b) The waveforms of readout voltage. 
 
 
Figure 3.4: “L” data sensing operation. 




3.3.2. Load transistor optimization 
 
The optimization of the LT size is a key point in the ideal DMS operation. In the standby 
state, BL is precharged to the Vcc/2 level. When the “L” datum is sensed, MT is in the 
enhancement state, and BL is pulled down to the ground level through LT. When the “H” data is 
sensed, MT is in the depletion state, and BL is pulled up to the Vcc level through MT and ST. 
However, LT is also in the ON state, and the “H” level of BL is determined by the ratio of the cell 
current to the current drive capacity of LT. The transistor size of LT should be optimized to 
equalize the “H” sensing speed to the “L” sensing speed. Here, the current drive capacity of the 
memory cell and LT are denoted as Ids and ILT, respectively, as it is shown in Figure 3.3 (a). The 
transistor size of LT is optimized so that ILT is equal to Ids/2. 
 
 
3.3.3. Array architecture 
 
The memory cell array architecture using the DMS scheme is shown in Figure 3.5, and the 
clock timing diagram is shown in Figure 3.6. In Figure 3.5, VBL is equal to the Vcc/2 level. 
Sense amplifiers SA1 and SA2 are located alternately at both ends of bit lines BL1 and BL2 to 
relax the layout pitch of sense amplifiers. The bit-line precharge transistors PTl and PT2 and the 
load transistors LTl and LT2 are connected to bit lines BL1 and BL2, respectively. 
In the read operation, BLT2 goes “L,” and BL1 and BL2 are disconnected from SA2 and 
SAl, respectively. This architecture is similar to the open bit-line scheme of the DRAM. The 
datum written in the memory transistor MT1 is sensed and latched by the sense amplifier SA1, as 
well as the datum in MT2 by the sense amplifier SA2. 
In the differential sensing cycle, BLTl goes “L,” and BLl and BL2 are disconnected from 
SA1 and SA2, respectively. Thus, the datum written in the memory transistor is sensed by the 
isolated sensing manner to enhance the sensing speed. 
In the restore cycle, BLTl goes “H,” and BLl and BL2 are reconnected to SA1 and SA2, 
respectively. In this cycle, when the memory transistor is in the depletion state, the storage node 
of the capacitor is charged to the Vcc-Vth level through the sense amplifier and then it is charged 
to the full Vcc level by the memory transistor in the depletion state. Thus BLTl does not have to 
be boosted to write full Vcc level data. 
This architecture offers a practical implementation of the DMS scheme, which is suitable for 






Figure 3.5: The memory cell array architecture using the DMS scheme 
 
 
Figure 3.6: The clock timing diagram 
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3.3.4. Soft error Immunity 
 
In the case of the DRAM cell, the alpha-particle-induced soft error problem is the important 
issue. Using the proposed capacitor-coupled EEPROM cell, the decrease of the charge stored in 
Cs caused by collecting the alphaparticle-induced charge is compensated by MT. Therefore, the 
cell mode of the soft error does not occur, and the soft error rate is improved compared with usual 
DRAM operation. 
Furthermore, the bit-line mode of the soft error is important in the dynamic sensing scheme. 
Using this DMS technique, the signal amplitude on the bit line is increased by virtue of the 
additional charge-mode sensing. Therefore, the bit-line mode of the soft error is also improved. 
 
 
3.4. Simulated results 
 
3.4.1. Sensing speed enhancement 
 
A simulated signal amplitude on the bit line is shown in Figure 3.7. This simulation was 
carried out with a 3V power supply, a cell current of 15 uA, a bit-line capacitance of 250 fF, and 
Cs capacitance of 25 fF. The signal amplitude in the DMS scheme is increased by 100 mV at 5 ns 
after word-line selection, which is a 120% improvement compared with the current-mode only 
sensing. Thus, the high-speed sensing is realized. 
The cell current dependence of the access time is shown in Figure 3.8. Here, TSE is defined 
as the period to obtain the signal amplitude of 200 mV after the word line is activated. In the 
proposed DMS scheme, TSE is improved by 36% at the cell current of 15 uA by virtue of the 
additional charge mode sensing. 
This DMS scheme has two merits. One is the enhancement of the sensing speed at the same 
cell current of the memory transistor. The other is the decrease of the cell current to obtain the 
same sensing speed compared with the current-mode only sensing scheme. 
 
 
3.4.2. Endurance improvement 
 
In consideration of above merits, the possibility of endurance improvement is discussed. As 
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both programming and erasing operations are carried out through the tunnel oxide, the endurance 
characteristics of the memory transistor are very important. The general endurance characteristics 
corresponding to the 1-Mb level EEPROM memory transistor are shown in Figure 3.9. Here, the 
horizontal axis shows the erase-program cycles. The upper vertical axis shows the threshold 
voltage of the memory transistor in the enhancement state, and the lower vertical axis shows the 
cell current of the memory transistor in the depletion state. In Figure 3.9, the window narrowing 
caused by the charge trapping in the tunnel oxide of the memory transistor appears at a higher 
cycle limit. This window narrowing degrades the sensing margin and the sensing speed. It was 
defined that the sensing operation is achieved normally until TSE is equal to 10 ns. The cell 
current required for the current-mode only sensing should be more than 17 uA. Thus, endurance 
is limited to l05 cycles. On the other hand, using the DMS technique, the sensing speed is hardly 
degraded with the decrease of the cell current. Thus, the endurance characteristics are improved 
compared with those in the current-mode only sensing. Assuming that an intrinsic breakdown of 
the tunnel oxide can be extended, the DMS scheme has a possibility to improve the endurance 




Figure 3.7: A simulated signal amplitude on the bit line. The simulation was carried out with a 







Figure 3.8: The cell current dependence of the access time. 
 
 
Next, the possibility of endurance improvement is discussed from another point of view. For 
high endurance, the stress applied to the tunnel oxide of the memory transistor must be relieved. 
Decreasing the programming voltage and shortening the programming time are effective in 
improving the endurance characteristics. The estimated endurance characteristics in the case of 
low voltage and short time programming are shown in Figure 3.10. It is defined that TSE for 
sensing successfully is more than 8 ns. Using the DMS technique, the cell current can be 
decreased by 12 uA at TSE of 8 ns, which is a 55 % improvement compared with the 
current-mode only sensing. The threshold voltage can be also decreased while the leakage current 
through the memory transistor is prevented. Thus, the stress of the tunnel oxide is relieved 
compared with that in the current-mode only sensing scheme. Therefore, the endurance 
















A capacitor-coupled EEPROM cell and a dual-mode sensing (DMS) scheme are proposed 
and estimated. This memory cell combines an EEPROM cell with a DRAM cell, and the cell area 
penalty is estimated to be less than 10% compared with the conventional EEPROM cell. Using 
this DMS technique, the signal amplitude on the bit line is increased by 120% at 5 ns after 
word-line selection, and the sensing speed is enhanced by 36% at the cell current of 15 uA by 
virtue of the additional charge-mode sensing. Furthermore, the cell current can be decreased by 
55% compared with the current-mode only sensing scheme. Therefore, the stress applied to the 
tunnel oxide of the memory transistor can be relieved by decreasing the programming voltage 
and shortening the programming time, and it is possible to improve the endurance characteristics. 
With this memory cell structure and sensing scheme, it is possible to realize high-speed 
sensing in low-voltage operation and high endurance. The capacitor-coupled EEPROM cell and 







Chapter 4   A high-density and high-speed 1T-4MTJ 
MRAM with voltage offset self-reference 
sensing scheme 
A 1-Transistor 4-Magnetic Tunnel Junction (1T-4MTJ) memory cell has been proposed for field 
type of Magnetic Random Access Memory (MRAM). Proposed 1T-4MTJ memory cell array is 
achieved 44% higher density than that of conventional 1T-1MTJ thanks to the common access 
transistor structure in a 4-bit memory cell. We also proposed a self-reference sensing scheme, 
which can read out with write-back in four clock cycles. A 1-Mbit MRAM test chip is designed 
and fabricated successfully using 130-nm CMOS process. By applying 1T-4MTJ high density 
cell and partially embedded wordline driver peripheral into the cell array, the 1-Mbit macro size 
is 4.04 mm2 which is 35.7% smaller than the conventional one. Measured data shows that the 
read access is 56 ns at 1.5 V typical supply voltage and 25C.  Combining with conventional 
high-speed 1T-1MTJ caches and proposed high-density 1T-4MTJ user memories is an effective 
on-chip hierarchical non-volatile memory solution, being implemented for low-power MCUs and 




The demand for low-power and cost-effective microcontroller (MCU) and system-on-a-chip 
(SoC) are rapidly increased for Internet-of-Things (IoT) applications. Such MCUs and SoCs for 
sensor nodes, which are composed by CPU, external/embedded memories, RF for connectivity, 
and sensors, are strongly needed for low-standby power for intermittent operation with long-term 
waiting period [14]. Embedded SRAMs are widely used for MCUs and SoCs as caches and data 
memories. However, embedded SRAMs consume the standby power to retain the stored data. In 
sensor node systems in IoT, external non-volatile memories (NVM) are combined with embedded 
SRAMs for zero standby power with keeping the stored data. In that case, there are power 
overheads at storing/loading the data to/from the external NVM. In order to reduce the power 
overhead and remove the memory transfer operations, embedded flash solutions for MCUs/SoCs 
have been reported [15-17]. These embedded flash systems have advantages in the zero standby 
and much dense compared to the embedded SRAM, but many additional process steps are needed 
to make a floating gate structure and support over 10 V high voltage tolerant. Embedded flash is 
  
32
also needed charge pump circuit, consuming area overhead and power overheads at power-on/off. 
Other emerging NVM memories, such as Resistive RAM, Phase-Change RAM, and Ferroelectric 
RAM, have been reported [18-23], but those memories including embedded flash memories 
cannot achieve 1016 read/write operations, that are requested alternative SRAM/DRAM solutions 
with high endurance point of view. 
Meanwhile the magnetic RAM (MRAM) with non-volatility can be achieved high 
endurance with over 1016 read/write operations. The fundamental device of MRAM is the 
Magnetic Tunnel Junction (MTJ), which has stacked structure with a fixed or reference 
ferromagnetic layer, tunnel barrier, and free ferromagnetic layer [24]. The free magnetic moment 
is engineered to have two stable states, parallel and anti-parallel to the reference moment. Many 
papers regarding to the MRAM have been published [25-44]. These MRAMs are divided into 
two groups according to the writing mechanism. One is the field type MRAM and the other is 
spin-torque transfer (STT) MRAM. Both type of MRAMs have favorable attributes for a 
universal memory with non-volatility, low-voltage operation, and high write/read endurances, to 
replace the embedded SRAM/DRAM or flash memories. There are a significant area advantage 
compared to the SRAM, but still has disadvantage compared to the flash memory. Field type of 
MRAM in 130 nm has been reported [25]. After that, to realize a high-density field type of 
MRAM array, a cross-point MRAM cell has been proposed [26, 27]. However, the sneak current 
between bitline (BL) and adjacent BL degrades the signal noise margin, resulting in a significant 
slow readout speed. 
On the other hand, spin torque transfer (STT) MRAM has been developed for advanced 
technology nodes [28-31]. The Field MRAM MTJ is written by the synthetic magnetic field of 
BL and write wordline (WWL).  Whereas the STT MRAM MTJ is written by tunnel bias, 
required much larger current than that of readout [32]. To stably write the “0” data, which 
corresponds to the parallel state, it needs sufficient electrons for tunneling from the reference 
layer to free one. The opposite polarity, which corresponds to the anti-parallel state, are stored 
data “1”. Thermal energy disturbs the free moment, crucially initiating the precession write 
process but causing disturbs during the data retention and readout operation [33]. Therefore, an 
STT MRAM design must accommodate a certain level of soft errors, occurring during write, 
storage and read.  
Now, we think of the embedded MRAM for MCUs and SoCs. Major production node of 
low-end and middle-range MCUs is 90 nm to 180 nm. In these case, Field MRAM will be best 
candidate. The cost effective embedded MRAM solutions for MCUs and SoCs at 90 nm and 
previous process node are discussed. 
The paper is organized as follows. In section 4.2, we first discuss the 1T-4MTJ memory cell 
expected for cost effective embedded MRAM at 90 nm and previous process. In the next section, 
we introduce the proposed voltage offset self-reference sensing scheme for feasible readout 
operation. In the section 4.4, we show the design and evaluation results of our test chips 
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fabricated on 130 nm CMOS technology with 1T-4MTJ elements. In section 4.5, the hybrid 
embedded MRAM solution with 1T-1MTJ and 1T-4MTJ cells as the cost-effective approach with 
keeping CPU performance is described. A brief summary is given in section 4.6.  
 
 
4.2. 1T-4MTJ memory cell structure 
 
We propose 1T-4MTJ cell for non-volatile memory solution, which can replace embedded 
flash. A 1T-4MTJ cell consists of one transistor and 4MTJ elements connected in parallel 
alongside one BL. 1T-4MTJ cell solves the sneak current problem, and realizes a smaller cell size 
as well. It also achieves fast read access by a low memory cell resistance from the 
parallel-connected cell structure.  The comparison of cell circuit and layout of field MRAM 































The cell size trend of Field MRAM and STT MRAM is shown in Figure 4.2. In 90 nm and 
previous process node, the cell size of STT-MRAM become much bigger than that of field 
MRAM, because the transistor size of STT MRAM cell should be larger than that of field 
MRAM cell to ensure an enough cell current at write operation. Therefore, field MRAM is 
effective at 90 nm and previous process node and that has an advantage as the process cost point 
of view. Major production node of low-end and middle-range MCUs is 90 nm to 180 nm. So, the 
cell size reduction of flied MRAM is much important for embedded MRAM applied to MCUs. 
Therefore, 1T-4MTJ MRAM is expected for cost effective embedded MRAM solutions for 


































Figures 4.3(a) and 4.3(b) show bird's-eye views of proposed 1T-4MTJ and conventional 
1T-1MTJ cells respectively. In the conventional 1T-1TMTJ cell, each local interconnect layer (LI) 
and local internal connect via (LV) are required to bypass a WWL and BL for each cell, resulting 
in a larger cell area. Meanwhile the proposed 1T-4MTJ cell is placed four MTJ elements on an 
extended LI layer in parallel, reducing the area penalty by sharing the four MTJs. In case of 130 
nm CMOS process, the area of proposed 1T-4MTJ cell is reduced by 44% compared to that of 
1T-1MTJ cell. Figure 4.4 is the top view SEM photograph of the proposed cell fabricated by 130 
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4.3. Voltage offset self-reference sensing scheme 
 
4.3.1. Concept of read-out scheme for 1T-4MTJ cell 
 
In the single-ended bitline structure, the differential sense amplifier scheme with reference 
bitline is often used for high speed read access. In that case, the small differential voltage or 
current between reference bitline and readout bitline are sensed by differential sense amplifier. 
Conventional 1T-1MTJ could be introduced such differential current sense amplifier for readout 
operation. However, proposed 1T-4MTJ cell cannot use the differential sense scheme with 
reference cells, because the four 4MTJ elements are connected with a same bitline and wordline 
through the common access transistor  and there is  24 (equal to 16) bitline current 
combinations according to the stored data. Then, we propose a new self-reference sensing scheme 
(SRSV), which can readout with write-back in four clock cycles. Figure 4.5 illustrates the 
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Figure 4.5: Concept of readout scheme for 1T-4MTJ cell 
 
 
Proposed SRSV readout scheme has the following 4 steps with four clock cycles. 
 
(1) 1st step: 1st readout operation is performed for making a self-reference voltage level 
according to the stored data combinations of 4MTJ elements. When the selected 
wordline is activated, each current Ic1, Ic2, Ic3 and Ic4 flows in each MTJ element, and 
sum of each current flows the corresponding bitline. The readout current, which has 24 
multi-levels, is converted to the voltage level and temporally hold it in the proposed 
sense amplifier after the wordline is inactivated. The detail function is described in the 
next sub-section.  
(2) 2nd step: In the second clock cycle, the data 1 is written in the target MTJ regardless of 
its stored data. 
(3) 3rd step: In the third clock cycle, the 2nd readout operation is performed as a differential 
sensing with 1st readout data. If the original stored data before 2nd write operation is 0, 
there is differential readout current between 1st readout and 2nd readout. Conversely 
there is no difference between 1st and 2nd readout current if the original stored data is 1. 
Thus the proposed sense amplifier compares difference between 1st and 2nd readout 
operations, and output the data 0 or 1 whether the difference is exit or not. 
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(4) 4th step: When the data 0 is readout at 3rd step, data 0 is written back on the target cell in 
the 4th clock cycle. If the stored data is 1, the write-back operation is omitted, because 
there is no needed to over write the 1 data in the target MTJ element. 
 
 
4.3.2. SRSV read-out sense amplifier 
 
A self-reference sensing has been reported for 1T-1MTJ cell [36], using unbalanced 
transistors of the readout amplifier. This self-reference sensing is effective for 1T-1MTJ, but it 
cannot apply for 1T-4MTJ cell. Figure 4.6 illustrates the schematic diagram of proposed 
self-reference sense amplifier with voltage offset (SRSV) by using the charge sharing scheme. 
The SRSV has two stage amplifiers for generating reference voltage and comparison the data. In 
the first stage, the current sense amplifier are utilized to sensing the bitline current, and converted 
to the voltage level as a reference using the charge sharing circuit. In the second stage, the 
different voltage sense amplifier compares the 2nd readout data and generated self-referenced 
data.  Figures 4.7 and 4.8 are shown the detailed operations of proposed SRSV circuit. During 
pre-read period, a VSA node is constant voltage (VCC>VSA), and the voltage level of BL is kept 
at VSA-Vth intermediate level. 1T-4MTJ cell current is transformed to Vgs voltage on QND 
transistor gate, corresponding to Ids current (= cell current of stored data "0" or "1"). 
Capacitances C1 and C2 are charged to Vgs. Next, f1 is turned off and 2 is turn on just before 
the end of pre-read. Tuning voltage is applied to C3 when 1 is on. The charge sharing between 
C2 and C3 is proceeded when 2 is on (1 is off). Hereby, the voltage of Vgs-1/2V is induced 
on RSAO. Exact voltage offset is achieved by adjusting the tuning voltage as shown in Figure 4.8. 
V is the voltage difference on SAO between data "1" and data "0". Read is performed after Hi 
write cycle. Ic(1) current (= cell current of data"1") flows through QND transistor, which gate is 
biased at Vgs. Vgs voltage defined at pre-read is hold by C1. Then, the drain voltage of QND 
transistor (=SAO) is varied according to stored data "0" or "1". The relation between stored data 
and SAO/RSAO is summarized below. 
Stored data "0": SAO=Vgs-V < RSAO=Vgs-1/2V 













Self-reference Amp. Data Amp.
 















































Figure 4.8: Data amplifier portion of SRSV 
 
 
4.3.3. Simulation results 
 
Figure 4.9 shows the simulated waveform for the proposed SRSV readout operation at 
typical process condition, 1.5 V typical supply voltage and 25C. The cell characteristics are 
MR=40%, RMTJ (data"0")=40K ohm. Simulation result shows that the read-out access (tAC) is 
56 ns and readout cycle time (tC) achieves 80 ns at 50 MHz clock frequency. The actual sensing 
time in the 2nd readout is obtained 16.2 ns as shown in Figure 4.9. 
Figure 4.10 shows the estimated read current of 1T-1MTJ and 1T-4MTJ MRAM (x16 bits 
word organization). In 1T-4MTJ cell, read operation is performed with 4 steps which are 1st read, 
“1” write, 2nd read, and write back. So, there is the penalty of read current because of extra steps. 
The read current of 1T-1MTJ is 17.7 mA (tC=20 ns), and that of 1T-4MTJ is 18.9 mA in case of 
stored data “1”, and 28.2 mA in case of stored data “0” (tC=80 ns). The read current penalty of 
1T-4MTJ read cycle is estimated of +7% or +59% depends on stored data “1” and “0”, 
respectively. Though read current of 1T-4MTJ is larger than 1T-1MTJ because of extra steps, 
1T-4MTJ is expected for cost effective embedded MRAM because of smaller cell size. 
The hybrid embedded MRAM solution with 1T-1MTJ and 1T-4MTJ cells as the 
























































Figure 4.10 Read current of 1T-1MTJ and 1T-4MTJ MRAM 
 (x16 bits word organization) 
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4.4. Test chip implementation and evaluation 
 
A 1-Mbit MRAM test chip is designed and fabricated using 130-nm bulk CMOS process 
with four copper metal layers. In this test chip design, we propose an embedded WWL drivers in 
the cell array to reduce the area overhead as shown in Figure 4.11. In the conventional 1T-1MTJ 
memory cell, the active area including source and drain diffusion and poly gate in the 
front-end-of-line (FEOL) is effectively utilized. Whereas the proposed 1T-4MTJ memory cell has 
some dead spaces in the FEOL because the only one access transistor is placed in the 4-bit cells 
with 4-MTJ elements. To use such open space effectively, the WWL driver circuits are embedded 
in that regain. The layout image of proposal embedded WWL driver is shown in Figure 4.12.  
The area comparison of 1-Mbit macros of conventional 1T-1MTJ, 1T-4MTJ macros with 
and without embedded WWL driver are indicated in Figure 4.13. 1T-4MTJ macro realizes 23.4% 
reduction compared to the conventional 1T-1MTJ one due to the small memory cell. With 
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Figure 4.13: Array area comparison 
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The block diagram of 1-Mbit MRAM macro is depicted in Figure 4.14 and the die 
micrograph of the test chip is displayed in Figure 4.15. The sub-block size is 64-kbit and built-up 
1-Mbit macro with hierarchical BL and WL structured. The features of 1-Mbit 1T-4MTJ MRAM 
test chip is summarized in Table 1.  The measured shmoo plot of the supply voltage VCC versus 
readout time is shown in Figure 4.16. At 1.5 V typical supply voltage and 25C, 2nd readout time 
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1.700V    +. . . . . . . ***************************+
1.650V    !.         .   ***************************!
1.600V    !.         .    **************************! 
1.550V    !.         .   ***************************!
1.500V    +.         .    **************************!
1.450V    !. . . . . . . **************************+
1.400V    !.         .    **************************!
1.350V    !.         .    **************************!
1.300V    !.         .     *************************!
1.250V    !.         .     ***********************!
1.200V    +. . . . . . . . . ***********************+
1.150V    !.         .        **********************!
1.100V    !.         .         *********************!
1.050V    !.         .         *********************!
1.000V    !.         .         *********************!
950.0MV   +. . . . . . . . . . . . . . . . . . . . .+
900.0MV   !.         .         .         .         .!
+---------+---------+---------+---------+-








Figure 4.16: Measurement result of 1T-4MTJ cell 













4.5. Hybrid embedded MRAM solution with 1T-1MTJ 
and 1T-4MTJ cells 
 
Another advantage of the proposed 1T-4MTJ cell is that it is completely compatible with 
1T-1MTJ cell in the fabrication process. It means that both 1T-1MTJ cells and 1T-4MTJ cells can 
be implemented in a die without any additional process steps. However, the proposed 1T-4MTJ 
MRAM needs 4-clcok-cycle to readout the data, having the disadvantage for operating speed. 
Meanwhile the conventional 1T-1MTJ MRAM can read out within a 1-clock cycle and no need to 
write back, achieving 5.6x faster read access time. Then, we propose an on-chip hierarchical 
MRAM solution as shown in Figure 4.17 and chip area reduction effect of on-chip hierarchical 
MRAM solution is shown in Figure 4.18. An example of MCU design indicates a 20% chip size 
reduction with keeping its performance, by incorporating data memory of a 32-Mbit 1T-4MTJ 
MRAM macro and fast program memory of a 4-Mbit 1T-1MTJ MRAM macro. In this estimation, 
it is assumed that the ratio of memory area of the total of cache size and user data memory size is 
70%, and the ratio of CPU and total memory area is 30%. 
The bank (sub-array) interleave operation (pipe line operation) such as data transfer on same 
bank and same word line and data transfer on pre-activated different bank is effective method to 






















































A 1T-4MTJ memory cell has been proposed for field type of MRAM. Proposed 1T-4MTJ 
memory cell array is achieved 44% higher density than that of conventional 1T-1MTJ thanks to 
the common access transistor structure in a 4-bit memory cell. We also proposed a self-reference 
sensing scheme, which can read out with write-back in four clock cycles. A 1-Mbit MRAM test 
chip is designed and fabricated successfully using 130-nm CMOS process. By applying 1T-4MTJ 
high density cell and partially embedded wordline driver into the cell array, the 1-Mbit macro 
size is 4.04 mm2 which is 35.7% smaller than the conventional one. Measured data shows that 
the read access is 56 ns at 1.5 V typical supply voltage and 25C.  Combining with conventional 
high-speed 1T-1MTJ caches and proposed high-density 1T-4MTJ user memories is an effective 
on-chip hierarchical non-volatile memory solution, being implemented for low-power 







Chapter 5   Low-power multi-sensor system with 
power management and nonvolatile 
memory access control for IoT applications 
 
 
We propose the low-power multi-sensor system with power management and nonvolatile 
memory access control for IoT applications, which achieves almost zero standby power at the 
no-operation modes. A power management scheme with activity localization can reduce the 
number of transitions between power-on and power-off modes with rescheduling and bundling 
task procedures. In addition, autonomously standby mode transition control selects the optimum 
standby mode of microcontrollers, reducing total power consumption. We demonstrate with 
evaluation board as a use case of IoT applications, observing 91 percent power reductions by 
adopting task scheduling and autonomously standby mode transition control combination. 
Furthermore, we propose a new nonvolatile memory access control technology, and estimate the 
possibility for future low-power effect. 
 
5.1. Introduction 
The extensive sensor nodes have a significant role to get a lot of real-time information for 
Internet of Things (IoT) era. The number of sensor nodes is rapidly increased along with the 
device technology scaling and wireless communication progress. The cyber-physical system [45], 
which combines the large-scale data processing by the server and cloud on the internet and the 
sensor nodes controlling sensors and actuators by the network, is a figure of next generation 
embedded systems aim. Future, information equipment, human and things are connected in the 
network, and the large amount of data are handled for the realization of advanced services. Thus, 
sensor nodes are used extensively to gather real-time information in the social environment and 
natural environment, and these volumes will be increased with the development of cyber-physical 
systems. And a lot of advanced services of big data are provided by using real-time information 




The relationship between the power consumption and the number of nodes for various 
applications is shown in Figure 5.1. Especially in IoT applications, it becomes important how to 
reduce the power consumption of huge sensor nodes without reducing the processing 
performance. 
As technology scaling, the static power increases rapidly due to the large amount of 
leakage of the MOSFETs, getting comparable to dynamic power consumption [46]. So far, some 
power reduction techniques, such as clock gating, power gating [47], [48], [49] and dynamic 
voltage frequency scaling (DVFS) [50], [51], [52], [53] have been proposed. However, there were 
focusing on the dynamic power reduction. From the software development point of view, the 
design aid of multi-core embedded systems with energy model has been proposed [54], but it is 
still reducing the dynamic power. In the sensor nodes realizing advanced services in the big data 
era, it is needed to reduce the both dynamic and standby powers in the multiple sensors, and 
higher processing performance of microcontroller units (MCUs). Usually at the waiting mode for 
sensor sampling, sensors and MCU in the senor nodes consumes standby powers, which should 
be reduced as much as possible. 
In this paper, we demonstrate low-power effect of the combination of task scheduling and 
autonomously standby mode transition control in multi-sensor system without reducing the 
processing performance. In the use case in evaluation, optimal combination of previously 
proposed task scheduling algorithms [55], [56] and optimal standby mode is applied [57]. 
Furthermore, we propose new nonvolatile memory access control technology, and estimate the 



















Figure 5.1: The relationship between the power consumption and the number of nodes   
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5.2. Normally-off architecture for low-power multi- 
sensor systems 
 
In this section, we describe the key technology of normally-off computing and normally-off 
computing sys-tem for multi-sensor systems.  
 
 
5.2.1. Key technology of Normally-off computing 
 
Basic concept of normally-off computing is zero standby power at the no operation mode, 
while the dynamic and static powers are only consumed at the duration of the task workloads 
involved. To reduce the total power to improve the energy efficiency of the sensor network 
system, it is important to consider the breakeven time (BET). Otherwise it is unfortunately 
happened that normally-off computing systems consume much power than conventional systems 
in some cases. Because, typical conventional systems consume additional powers in the wake-up 
and shutdown transition phases for each electrical component. The key challenge to reduce the 
total power in a normally-off computing system is to maximize the no operation period and/or to 
minimize the BET by following two approaches. One is to maximize the task workloads 
efficiency by re-scheduling or some other architecture techniques. The other is to reduce the 
power overheads at wake-up and shutdown transition phases by introducing a new type of 
embedded non-volatile memory [58] instead of conventional embedded/external flash memories. 
To maximize the task workloads efficiency, we pro-pose the activity localization by task 
re-scheduling for achieving a normally-off computing [59], [60]. Figure 5.2 shows an example of 
activity localization for efficient normally-off computing by task scheduling. According to the 
application, the operation sub-sets (op1-op8) are specified with processing sequences assigned by 
unit-A and unit-B. The sub-set of op5 in unit-A is executed after op3 procedure in unit-B. 
Originally the waiting period between op1 and op5 in unit-A has less BET so that it should be 
keeping in the power-on mode. By introducing the activity localization with task rescheduling to 
enhance the waiting period between op1 and op5 in unit-A, it can be transit to power-off mode 
effectively for power energy saving because the waiting time is extended over the BET. 
Another approach to reduce the total power in normally-off computing is to reduce the 
power overheads at wake-up and shutdown transition phases. It is expected by new types of 
embedded non-volatile memory. Current embedded/external flash memories need a charge pump 
circuit to make a high-voltage internally for writing and erasing the data, consuming a large 
amount of wake-up and shutdown power overhead. Meanwhile non-volatile memories have 
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advantage with less power overhead at power-on/off transition because there are no charge pump 
circuits with small writing power. These types of new non-volatile memories can be shorter the 
BET, achieving the fine-grained power gating in normally-off computing. 
 
 
5.2.2. Normally-of multi-sensor systems 
 
Figure 5.3 illustrates a system diagram of multi-sensor node. The conventional sensor node 
consists of sensor modules, and microcontroller (MCU). Power supply is always delivered to all 
sensor modules and MCU. Sampling and averaging of the sensor data are performed periodically 
at MCU according to the requirement from the system. After that, the processing data are sent out 
to sensor networks through the sensor-net interface. In the conventional system, the standby 
power is consumed in both active mode and standby (waiting) mode. Meanwhile, a system 
diagram of normally-off sensor node [42] is illustrated in Figure 5.3 (b). It is composed by a 
power management unit with real-time clock (RTC), a sensor module connected with several 
types of sensors, MCU, in which has a wireless network interface unit. The sensor module has 
each data interface connected to each sensor, sensor controller (MCUlow) and sensor data buffers 
to store the sensed data from multi-sensors. The power supplies Vcc are independently connected 
to sensors, sensor controller, sensor data buffers, and MCU respectively. The roles of these 
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(b) Normally-off system 
 
Figure 5.3: System diagram of normally-off multi-sensor node   
  
56
(a) Power Management Unit 
Power Management Unit controls power on/off in all units according to the stored data of 
Power Statement Register. It manages task level scheduling for activity localization and 
autonomous standby mode transition. 
 
(b) Sensor controller 
In proposed normally-off system, sensor controller is newly added for simply executing 
the data sampling of sensors instead of MCUhigh. Contrary it is done by main MCU in the 
conventional system. 
 
(c) NVRAM buffer 
Sensor sampling data are stored in this buffer accumulatively along with the Sensor 
Controller. Accumulated and bundled sampling data are forward to the MCUhigh where the data 
processing is executed. The frequent number of power on/off transitions can be reduced by this 
NVRAM buffer, reducing the power overhead at transitions. 
 
The target of normally-off power management in this work is to achieve optimal power 
control in consideration with break even time (BET) in sensor nodes. We propose a hierarchical 
power gating and an autonomous standby mode transition control combining with the activity 
localization by task scheduling. By these ideas, it becomes possible of energy optimization in a 
multi-sensor network system and of usability improvement by ease of application software 
development. The details of the two ideas are described in the following sub-sections. 
Here, sensor modules and microcontroller are normally-off and/or intermittent, and power 
management unit and real-time clock (RTC) are always on. 
 
 
5.2.3. Hierarchical power gating control with activity localization 
Here, the basic idea of activity localization is explained. The concept of hierarchical power 
gating (PG) control is shown in Figure 5.4. In the conventional PG control, the MCU is activated 
when every data sampling process of sensors is performed (Figure 5.4 (a)). Therefore, total of 
energy consumption is large with increase of number of power-on/off cycles of MCU. In the 
hierarchical PG control, sensing data is buffered in sensor data buffer temporally, and after then 
MCU is activated and performed the process in bundle (Figure 5.4 (b)). Therefore, it is possible 
to optimize the number of power on/off cycles and much decrease total of energy consumption. 
Figure 5.5 shows the sampling period for temperature sensor vs. energy consumption of 
conventional and proposed PG control for instance, in case of fire alarm system. The energy 














Figure 5.5: Simulation results of proposal hierarchical power-gating (PG) control  






















(a) Conventional PG control             (b) Hierarchical PG control 
 
Figure 5.4: Concept of hierarchical power gating (PG) control   
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5.3. Normally-off power management method 
 
The target of normally-off power management in this work is to achieve optimal power 
control in consideration of two ideas are adopted. One is a task scheduling technology and the 
other is an autonomous standby mode transition technology. By these ideas, it becomes possible 
of energy optimization in a multi-sensor network system and of usability improvement by ease of 
application software development. 
 
 
5.3.1. Task scheduling technology 
 
In most embedded systems, tasks periodically arrive and are then executed. Input interval 
length is defined as the distance of task arrival times of successive tasks. In recent IoT 
applications, processors are required to execute wide variety of tasks with different input interval 
and execution time as shown in Figure 5.6 (a). Each task consists of periodic tasks. In Figure 5.6 
(b), there are two processors; MCUhigh, which is a high performance MCU and MCUlow, which 
is an energy efficient MCU. In this figure, y-axis shows the relative power consumption. 
However, ASAP (As soon as possible) scheduling, which is the simplest algorithm, only use 
MCUhigh and cannot take the advantage of heterogeneous multi-core at all. Therefore, adaptive 
task scheduling, which includes execution timing management and dynamic active core selection, 
is indispensable for low power embedded systems. To cope with this challenge, some energy 
efficient algorithms have been proposed.  
In case the deadline is longer than the input interval period, a lumped scheduling which 
execute multiple tasks continuously are adopted as shown in Figure 5.6 (c). To realize this 
execution, a task is not executed just after it is available. The execution is postponed within 
deadline constraint can be met. After several tasks are ready, the execution is started. After that 
we can execute several tasks continuously at each MCUs [55]. 
More effective approach is the task scheduling algorithm that can take advantage of the longer 
deadline as shown in Figure 5.6 (d). In this execution, the usage of energy efficiency core 
(MCUlow) is maximized to maximize energy efficiency during execution and the number of core 










5.3.2. Autonomous standby mode transition technology 
 
In some applications, it may not be possible to power-off because of shorter sampling period. 
To maximize low-power effects, the autonomous standby mode transition technology is proposed, 
which is to make select and transition the optimum standby mode of MCU autonomously to 
minimize power consumption by quantifying the constraints of hardware and software. 
Understanding of the constraint condition of hardware side and software side is needed to 
select the optimal standby mode. The constraint of the hardware side is the breakeven time (BET), 
which is derived from standby power consumption specific to each device and the energy 
overhead of the state transition of the standby and active. The constraint of the software side is 
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Industrial available MCU for sensor network applications supports for several standby 
modes. For instance, available standby modes of Renesas 32-bit MCU: RX63N [62] are shown in 
Table 5.1. Figure 5.7 illustrates schematically the difference in energy consumption of using each 
standby mode. In this case, the standby modes have three levels: deep sleep (Mod-3), normal 
sleep (Mod-2), and light sleep (Mod-1). In the deep sleep mode, the standby power is much 
reduced than normal and light sleep modes, however, the wakeup time is longer and power 
overhead of transition between active mode and standby mode is much higher than others. 
Conversely the light standby mode has advantage of small power overhead in the transition, but 
the effect of standby power reduction less than other modes. There is trade-off between standby 
power reduction effect and transition time/power overheads. The intersections of each graphs 
show the breakeven time (BETn) of each standby mode, it is found that there is optimal standby 
mode to minimize energy consumption. In case of Figure 5.7, the optimal standby mode is that 
IDLE when task cycle is shorter than BET1, Mod-1 when BET1 to BET2, Mod-2 when BET2 to 
BET3, Mod-3 when BET3 to BET4, and Power off when longer than BET4. It should be 
dynamically selected optimum standby mode according the task workloads in use cases to 
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BETn: Break Even Time at each standby modes.
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Figure 5.7: Difference in Energy consumption of using each standby modes, which are idle mode
three level standby modes (deep sleep, normal sleep, light sleep), and power off mode of 
industrial available MCU [62]. 
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5.4. Nonvolatile memory access control technology 
 
Furthermore, in order to effectively make the system normally-off system, it is necessary 
to make the pro-gram memory and the data memory with nonvolatile. However, in general, the 
nonvolatile memory (NVM) is said to have more current at read / write period than that of 
volatile memory. 
Here we consider a normally off control method aiming at power reduction by cutting off 
the power supply that is not directly related to the current access of NVM. 
Although a low power embedded nonvolatile memory technology has been proposed [63], 
[64], the memory area is composed of a plurality of blocks, and each block is not subjected to 
power control considering power-on overhead energy and time. 
Figure 5.8 shows the concept of proposed NVM architecture. Figure 5.8 (a) is the 
conventional NVM architecture, which has memory access all the time during CPU operation and 
the whole memory is powered on. Figure 5.8 (b) shows NVRAM divided into the blocks and 
independently control the power supply, and only the blocks necessary for access are turned on. 
Unnecessary blocks are turned off immediately. By reading the access address exchanged 
between the CPU and the NVM and the necessary block by reading the read code, it is possible to 




























(a) Conventional                             (b) Proposed 
 
Figure 5.8: Concept of proposed NVM architecture 
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Figure 5.9 shows the block diagram of newly proposed nonvolatile memory (NVM) 
access controller. NVM controller has below function for memory power control. 
 
 
(a) Control register 
 
A hardware setting register for setting the type and capacity of the NVM, a memory use 
area setting register for setting whether or not the mounted memory is used for each task, and 
various registers for setting the operation of the power control function in detail. 
 
 
(b) Instruction address judgement 
 
The current instruction address can be obtained from the value of the control register 
designating the storage destination of the instruction program, the start address of each block, and 
the address accessed from the CPU. When the address of the memory accessed by the CPU 
matches the start address of the storage destination block of the instruction program, the access 
address becomes the current instruction address. 
Control register



























Block 16  
 
Figure 5.9: Block diagram of nonvolatile memory access controller 
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In the block in which instruction address judgment is set valid, power control is 
performed according to the following conditions. 
1) Turn on the block power including the current instruction address 
2) Turn on the block power at the address added with the value of the register which determines 
the address of what address to be turned on at the current instruction address 
3) Set the block power supply that does not correspond to the address obtained by adding the 




(c) Instruction decode judgment 
 
In the block in which instruction decode judgment is set to valid, power control is 
performed according to the following conditions. 
1) When a branch instruction is read, all the blocks in the standby mode in the block of the 
instruction program storage and specified in the memory use area are turned on, and after the 
elapse of the time to execute the instruction set in the control register Set to standby mode except 
for the block currently accessed. 
2) When there is a memory access command, turn on the power supply of all the blocks in the 
data storage destination and in the standby mode by specifying the memory use area. The power 
is turned on until the time until the instruction execution set in the control register elapses and 
then the reading of the instructions other than the memory access instruction continues for the 
specified number of times or more. Set the power supply to the standby mode. 
 
 
(d) BET Judgement 
 
The breakeven time (BET) is defined as the time during which the energy consumption 
becomes equal when the power is controlled and when it is not controlled. BET is determined by 
a preset power parameters which are the ratio of the power-on overhead energy and standby 
(idling) energy. Only when the idle time is longer than BET, the power supply of the memory 
block is turned off. 
 
 
(e) Power setting (Memory block control) 
 
Provide registers for controlling the power supply of the specified NVM to always be on 
and displaying the power setting status of the NVM. Whether or not to turn ON the power supply 
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of the NVM of each block is determined by each setting register and the access state. There are 
the following two factors for setting the power supply state. 
 
1) ON setting by instruction address determination 
2) ON setting by instruction decode judgment 
 
 
(f) Wait control 
 
When the NVM power supply is not turned on, if there is an access from the main board 
to the NVM, since it can not respond immediately, the wait control to assert the wait signal to the 
main board is performed. The time required for wait is set in the register according to the 
characteristics of the device. By waiting until the internal counter reaches the value of the setting 
register when the power supply is turned on again, it is possible to access after the power supply 
state is stabilized. 
 
 
(g) Memory use area designation 
 
For each task in NVM from the application program, set OFF or standby mode in the 
memory use area specification register. The control to turn on the power supply of each NVM 



















5.5. Evaluation result 
We demonstrate with above task scheduling and autonomous standby mode transition 
technology in case of the intruder detection monitor system as a use case of IoT applications 
(Figure 5.10). The outline of intruder detection evaluation system is shown in Figure 5.11. Here, 
the evaluation board with multi-sensors are developed and demonstrated. The block diagram and 
photograph of evaluation board are shown in Figure 5.12 and Figure 5.13 respectively. Here, 
Renesas MCUs of RL78 (16 bits, max. freq. = 32 MHz, average current = 4 mA) and RX63N (32 



















In conventional case, 
- The sampling period of infrared sensor is 
no depends on the distance of approaching object. 
(Predetermined to 50ms by user program)
- The intruder detection is performed at every sampling
of motion sensor.  
Figure 5.10: Intruder detection system 
 





















































Figure 5.13: Photograph of evaluation board 
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Task flow of intruder detection system is shown in Figure 5.14. In this use case, the 
sampling period of the infrared ray (IR) sensor and standby mode of microcontroller are 
determined with the distance of approaching object by using the autonomous standby mode 
transition technology, and the judgement of intruder detection is relaxed with the distance of 
approaching object by using the task scheduling technology, though the sampling period of 
motion sensor is constant to maintain the detection accuracy as shown in Table 5.2. 






Prop. 500ms 100ms 50ms
Motion Sensor
sampling period
Conv. Sampling = 30ms fixed.
(Judgement= 30ms fixed.)
Prop. 30ms fixed.
(Judgement) (500ms) (100ms) (50ms)
 
Data sampling at IR sensor
(Period=50ms, fixed)
Start






from IR sensor data
Data sampling at IR sensor
(Period=50/100/500ms)




Set IR sampling period
and Intruder detection period
 
Figure 5.14: Task flow of intruder detection system 
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In this use case, it is assumed that an intruder has approached once every 1000 s. As the 
result, around 91 percent power reductions are obtained by adopting the task scheduling and 
autonomously standby mode transition control technology combination (Proposed-1), where the 
evaluation period is 1,000 s, and the detection intruder time of 3 s per evaluation period of 1,000 
s. (Figure 5.15) In the demonstrated condition, “conventional” corresponds to ASAP scheduling 
in Figure 5.6 (b), and “proposal” corresponds to Lumped scheduling in Figure 5.6 (c). 
The basic idea of normally-off power management in this work is below. 
-  Lumped scheduling the tasks as much as possible within the deadline period and increasing 
the standby (idle) period with task scheduling technology. 
- Select the optimum standby mode in the extended standby period with autonomous standby 
mode transition technology. 
The energy consumption is more improved with larger number of bundled tasks. Both functions 












Evauation period = 1,000sCondition = Detection intruder period of 3s per 1,000s


















The breakdown of energy consumption at this evaluation is shown in Table 5.3 and the 
selected appropriate standby mode of MCU according to the distance of approaching at this use 
case is shown in Table 5.4. In conventional case, as IR sensor operates at sampling period of 50 
ms, and motion sensor operates at sampling period of 30 ms, these sensors and MCU cannot be 
powered off. In proposed case, the sampling period of IR sensor and the judgement of intruder 
detection is relaxed by using the autonomous standby mode transition and task scheduling 
technologies which are controlled by power manager. The sampling period of IR sensor is 




MCU (RX63N) 161.1 6.9 6.9
MCU (RL78) - 6.9 6.9
IR sensor 306.5 14.7 14.7
Motion sensor 32.7 11.2 11.2
ZigBee 56.7 6.7 6.7
Power Manager - 0.2 0.2
NVRAM - 2.0 1.6
Total 557.0 48.6 48.2
Energy Consumption of each elements   [J]
 
Table 5.4: Selected appropriate standby mode of MCU according to distance of  


















extended to 500 ms when the distance of approaching object is over 10 m, and 100 ms when that 
is 5~10 m. Although the sampling period of motion sensor is fixed to 30 ms to maintain the 
detection accuracy and these sampling data are stored in NVRAM. However, the judgement of 
intruder detection is also relaxed to 500 ms when the distance of approaching object is over 10 m, 
and 100 ms when that is 5~10 m. It means the dead-line period of motion sensor data is 500 ms  
at > 10 m, and 100 ms at 5~10 m, and the number of bundled tasks is increased and the idle time 
can be extended. As the results, IR sensor, motion sensor and MCU can be powered off at 
standby state and energy consumption can be much reduced as shown in Table 5.3. In this 
evaluation, the power manager is programed with FPGAs. 
In addition, we estimated the low-power effects by using newly proposed nonvolatile 
memory (NVM) access control technology. In case of this demonstration, the sensing data of IR 
and motion sensors are stored in nonvolatile memory blocks. The information on which data are 
stored in which NVM block, is stored in the memory use area designation. Thereby, NVM block 
is turn on only when accessing controlled by NVM access controller. In this demonstration case, 
the NVM access power reduction of around 18 percent is estimated by using simulation with 
above function. Here, NVM memory area is divided into 16 blocks and each block is individually 
power controlled as shown in Figure 5.9. As the result, the total power reduction of around 1 
percent is expected in this intruder detection system. In this application, the power consumption 
is relatively large except for the memory, so the effect is small, but this proposal is a very 
important technology in the IoT application with low power consumption. For applications that 
frequent perform memory access such as image recognition, energy improvement by proposed 
NVM access control technology can be expected. 
Here, other use cases are considered. As mentioned above, the energy consumption is 
more improved with larger number of bundled tasks. In case of Gas sensing, the sampling period 
is usually set to 20 s. By JIA (The Japan Institute of Architects) inspection regulations, when gas 
leakage is detected, it is necessary to warn within 60 s. Therefore, the deadline period for task 
scheduling is set to 60 s, and the number of bundled tasks is 3. So, the energy improvement is 
estimated to around 20~30 percent which is not so much compared with intruder detection 
system. Here, in case of intruder detection system, the maximum number of bundled tasks is 16 










The low-power multi-sensor system with task scheduling and autonomous standby mode 
transition control are proposed, and the possibility of power reduction of 91 percent are 
demonstrated in the use case of the intruder detection monitor system. Furthermore, the 
low-power effect of around 1 percent by using newly proposed nonvolatile memory access 
control technology is estimated. These ideas are key candidates applied to IoT applications that 
require low power consumption. 
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Chapter 6   Conclusion 
 
This thesis reports emerging embedded nonvolatile memory solution for ultra low power 
microcontroller systems. This study is presented as measures to address the following three main 
points: 
1. A dual-mode sensing scheme of capacitor-coupled EEPROM cell (Chapter 3) 
2. A high-density and high-speed 1T-4MTJ MRAM with voltage offset self-reference 
 sensing scheme (Chapter 4) 
3. A Power Management Scheme with Hierarchical Power Gating and Autonomous  
Standby Mode Transition Control for Normally-Off Multi-Sensor Network  
Applications (Chapter 5) 
 
In Chapter 1, the background and objective of this study were prefaced. To realize the 
embedded nonvolatile memory solution for ultra-low power microcontroller systems, it should be 
overcome above mentioned challenges, which are low voltage operation, high reliability, high 
speed access, high density, low standby leakage current. In this thesis, author’s approach to 
overcome the challenge of embedded the nonvolatile memory and investigate that solution for 
ultra-low power microcontroller systems. 
In Chapter 3, a dual-mode sensing (DMS) scheme of capacitor-coupled EEPROM cell for 
high speed accessibility and high reliability of write cycle endurance are proposed and estimated. 
This memory cell combines an EEPROM cell with a DRAM cell, and the cell area penalty is 
estimated to be less than 10% compared with the conventional EEPROM cell. Using this DMS 
technique, the signal amplitude on the bit line is increased by 120% at 5 ns after word-line 
selection, and the sensing speed is enhanced by 36% at the cell current of 15 uA by virtue of the 
additional charge-mode sensing. Furthermore, the cell current can be decreased by 55% 
compared with the current-mode only sensing scheme. Therefore, the stress applied to the tunnel 
oxide of the memory transistor can be relieved by decreasing the programming voltage and 
shortening the programming time, and it is possible to improve the endurance characteristics. 
With this memory cell structure and sensing scheme, it is possible to realize high-speed sensing 
in low-voltage operation and high endurance. The capacitor-coupled EEPROM cell and the DMS 
scheme are promising candidates for high-performance EEPROM’s. 
In Chapter 4, a high-density and high-speed 1T-4MTJ MRAM with voltage offset 
self-reference sensing scheme is proposed as the method for chip area reduction. A 
1Mbit-MRAM with world’s first 1T-4MTJ cell structure has been verified by a 130nm CMOS 
process technology. By the self-reference sense amplifier with voltage offset scheme, high-speed 
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read access operation of 50MHz@4cycle and tAC=56nsec (Simulation result) has been achieved. 
In 1T-4MTJ, the active area space in memory array is effectively utilized. The array area 
reduction of -35.7% become possible with the embedded WWL Driver architecture. By using 
1T-1MTJ and 1T-4MTJ cells, on-chip hierarchical memory architecture composed of fast 
1T-1MTJ cell for cache memory and small 1T-4MTJ cell for large-capacity memory is feasible. 
An example of microcontroller design indicates a 20% chip size reduction with keeping a 
microcontroller performance, by incorporating data memory of 32Mb by 1T-4MTJ cell and fast 
program memory of 4Mb by 1T-1MTJ cell. 
In Chapter 5, the low-power multi-sensor system with power management and nonvolatile 
memory access control for IoT applications, which achieves almost zero standby power at the 
no-operation modes, are presented. A power management scheme with activity localization can 
reduce the number of transitions between power-on and power-off modes with rescheduling and 
bundling task procedures. In addition, autonomously standby mode transition control selects the 
optimum standby mode of microcontrollers, reducing total power consumption. We demonstrate 
with evaluation board as a use case of IoT applications, observing 91 percent power reductions 
by adopting task scheduling and autonomously standby mode transition control combination. 
Furthermore, we propose a new nonvolatile memory access control technology, and estimate the 
possibility for future low-power effect. These technologies are the most promising candidates for 
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